Application No.:

09/751,761 April 13, 2005

Amendment dated:

Reply to Office Action dated: January 13, 2005

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A method for testing a processor including an execution stage comprising:

generating with a No-operation (NOP) pseudo-random generator a neutral instruction that causes, when executed, an architectural state value for said processor to be ascertained; providing said neutral instruction to said execution stage of said processor; and executing said neutral instruction to ascertain said architectural state value.

- 2. (Original) The method of claim 1 wherein said neutral instruction is generated when a plurality of instructions are generated by a compiler.
- 3. (Cancelled)
- 4. (Currently Amended) The method of elaim 3 claim 1 wherein the execution of said neutral instruction causes said processor to access a value stored in a register in said processor.
- 5. (Original) The method of claim 1 wherein the execution of said neutral instruction causes said processor to access a value stored in a register in said processor.
- 6. (Original) The method of claim 1 wherein said neutral instruction is generated by a post-processor device.

Application No.:

09/751,761

Amendment dated:

April 13, 2005

Reply to Office Action dated: January 13, 2005

(Currently Amended) A system for testing a processor including an execution stage 7. comprising:

a No-operation (NOP) pseudo-random generator coupled to the execution stage of said processor to generate a neutral instruction; and

comparison logic coupled to the execution stage of said processor, wherein said execution stage is to execute a neutral the neutral instruction that is to cause, when executed, an architectural state value for said processor to be ascertained.

- (Original) The system of claim 7 wherein said neutral instruction is generated by a 8. compiler.
- 9. (Cancelled)
- (Currently Amended) The system of elaim 9 claim 7 wherein the processor includes a 10. register and the execution of said neutral instruction causes said processor to access a value stored in the register in said processor.
- (Previously Presented) The system of claim 10 wherein said neutral instruction includes 11. ORing the contents of said register with itself.
- (Original) The system of claim 10 wherein said neutral instruction includes ANDing the 12. contents of said register with all binary 1 values.

Application No.:

09/751,761

Amendment dated:

April 13, 2005

Reply to Office Action dated: January 13, 2005

- 13. (Original) The system of claim 10 wherein said neutral instruction includes ORing the contents of said register with all binary 0 values.
- 14. (Currently Amended) A set of instructions residing in a storage medium, said set of instructions capable of being executed in an execution stage by a processor for implementing a method to test the processor, the method comprising:

generating with a No-operation (NOP) pseudo-random generator a neutral instruction that causes, when executed, an architectural state value for said processor to be ascertained; providing said neutral instruction to the execution stage of said processor; and executing said neutral instruction to ascertain said architectural state value.

- 15. (Original) The set of instructions of claim 14 wherein in said method said neutral instruction is generated when a plurality of instructions are generated by a compiler.
- 16. (Cancelled)
- 17. (Currently Amended) The set of instructions of elaim 16 claim 14 wherein in said method the execution of said neutral instruction causes said processor to access a value stored in a register in said processor.

Application No.: Amendment dated: 09/751,761 April 13, 2005

Reply to Office Action dated: January 13, 2005

(Original) The set of instructions of claim 14 wherein in said method the execution of 18. said neutral instruction causes said processor to access a value stored in a register in said processor.

(Original) The set of instructions of claim 14 wherein in said method said neutral 19. instruction is generated by a post-processor device.